This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

[1] [[三位原井庁(ノア)

m公開特許公報 (A)

(1) (1) 日光出版公司 (1) (1)

特開平8-125066 (13)2MB #EEE (1996) SA17B

(51) (4) (1, *

监划记号 厅内复理器号

FΙ

灰的表示电抗

13/11 13/11

A 6921-45

HOIL 23/12

審監禁水 永禁水 非水県の取4 FD (全7至)

(11) 出口 6 年

###6-284536

(71) 比重日

平成6年(1994) 10月26日

(71)出版人 000002897

大日本即到提紧会社

医聚醛酚醛医布罗比曼町一丁香 1 第 1 号

333克男者 八木 石

黑黑色新度区市省此党町一丁县 1 8 1 号

大日本印刷器式金丝网

(72)兒明智 森田 证券

京京在新春区市省北京町一丁四 1 番 1 号


大日本即制的区会长内


(10)代理人 弁理士 小西 炸头

(54)【発明の名称】複数製止型率基本基盤とそれに用いられるリードフレーム。及び解释対止型率基本集合の製造方法

(61) (夏約)

【目的】 芝なら窓口対止返年場体を使の不無限化、本 組織化が求められている中、卓温体を選パッケージサイ ズにおけるデップの占有をモ上げ、年組体を置の小型化 に対応させ、共同に収集のTSOP等の小型パッケージ に開発であった夏なる多ピン化を実装した複数列止型率 基体整理を提供する。





(以下けぶらと世)

。 《给求项》) 生素化素子の若干例の底に 中毒化素子 の選子と互気的には終するための内を双子針と、半点は 菓子の菓子町の匠へ正式してた思へと向くた底包装への 住民のための方思な子部と、心記内式は子葉と方は電子 越とを連絡する状況リード応とも一体としたリード値も 在公司、他はは年初月を介して、此なしてなけており、 ・且つ、回見基底等への大名のためりキ田からなる方式会 種を向花は飲のをリードの方式は子品に連ねさせ、少な 。 くと も前記半田からなら方式を座の一葉に半原型より外。 16 - 方面数子製造に半田からなら外部電域を作製する工作。 我に届出させて思けていることも特定とても根据目止急 丰温 放 久 忠 。

【建水理2】 ・ 建水理)において、半温は菓子の菓子は 半級体を子の双子匠の一丸の辺の耳中心似身上にそって 配置されており、リードがは江豆の菓子を挟むように対 肉し肉花一対の辺にないおけられていることを共産とす 5世界村业数丰富四页层。

【建筑項3】 単名は至子の記子と電気的にひ見てるた めの内部双子部と、カ部区科と発見するための方針双子 部と、前に内型電子部との貫電子部とも連及する作品リー18 一ド部とを一体とし、33万名な子式を、72式リード型を 介して、リードフレーム医から医安する一方向的に交出 ませ、 別向し先は部周士で選は都を介しては城する一対 う内部総子包を攻弦広げており、立つ、 それを忍子をの 今朝で、 は成り一ド郎と連ねし、一体とじて全体を住得 Fる外 吟感を立けていることをM 色とするリードフレー

【露求項4】 単語作気子の肩子供の面に、単語作意子 1 年子と考点的に基础するための内包は子似と、平温化 子の超子側の面へ甚交してかあへと向く外配包装への 10 現のための外征以下部と、爪尼内部は千里と外部電子 とも遅延するほぼリード部とモー体とした理能のリー 鮮とを、始級性単れ席を介して、企会して及けてお . 旦つ。医路高低等への異なのための半田からなるが 電磁を収記性数の6リードの5型は子供に連絡をせ、 なくともの記半田からなる力量電視の一部は御倉部と 外部に裏出させて及けている複数対応型平線を基度の を万益であって、少なくとも、(A)エッチングDI で、単帯体表子の電子と写真的に名誉するための内部 予解と、外部的器と推放するための外部電子部と、収 (4) テから多ピン化に対しても確認が見えてきた。 1 蘇陽子部と外部は子的とも連邦する技术リード的と 一体とし、双外部電子部を、存成リードをモガして、 - ドフレーム面から意文すら一方内肌に戻出させ、オ - 先戦部疾士で連結後モガして世級する一対の内枢及 1を複数感けており、且つ、それ意味子能のお供で、 !リード群と連絡し、一年として全年を乗りてものか 及けているリードフレームも作句する工程。(B) (リードフレームの外観粒子部例でない部(京都)に :好を配け、打ち以を全型により、対応する内閣電子

けられた絶異化でも自ちはず、リートフレーとのけらり かれた武分が平岩は東京の第三郎にくるようにして、丸 記度単れもかして、ソートフレーム文件をエる以来でへ 原稿する工程。 (C) リードフレームのおねRESU本 星の気分を打ちばきまかによりの飲料金でもご覧。 (D) 平高化量子の電子配と、切断を力で、その化量子 へ信仰された内閣は子訳の先端就ともウイナボンディン グしたほに、形容によりが区景子似色のみもが区に真出 ラヴェをはそれたよう工品。 (E) なおおれになかした とも含むことも中国とする年度民化をよるな公園のなる

(見勢の詳細な反映)

100011

7 G.

【産業上の利用分割】本民味は、半点なま子をなどでも 御政対正型の中点な状度(ブラステックパッケージ)に 詳し、共に、実は正広を向上させ、点つ、多ピン化に元 応できる本色は異常とその製造方法に成てる。

100021

【従来の技術】近年、年課件収益は、本具性化、小型化 住前の進歩と電子機関の本性軟化と見落足小化のは向 (時長) から、LSIのASICに代表でれるように、 まずまず本島状化、本献氏化になってきている。これに 食い。リードフレームモ無いた灯止気の半されまなブラ ステックパッケージにおいても、その年兄のトレンド M. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat P.さく b n g e)のような在田大坂型のパッケージモ 程で、TSOP (Tin Small Outline Package) の以発による常型化モ王組としたパ ッケージの小型化へ、さらにはパッケージ内質の3次元 化によるテップな的効果由上を息的としたLOC(Le ad On Chip) の鉄造へと建築してでた。しか し、御蘇封止型単端体制度パッケージには、本集技化、 本種具化ととしに、夏に一層の多ピン化、神気化、小包 たが求めらており、上記書乗のパッケージにおいてもチ ップ方無部分のリードの引きほしがあるため、パッテー ジの小型化に維界が見えてきた。また。TSOP毎の小 夏パッケージにおいては、リードの引き回し、ピンピッ

100031

【発明が解決しようとする意思】 上記のように、 気なる 毎日針正型年8年芸芸の黒魚は化、戸徳県化が立められ ており、歓迎対止型年級な業量パッケージの一層の多と ン化。母女化、小型化が求められている。本見明は、こ のような状況のもと、中級食品量パッケージサイズにお けるテップの占有工を上げ、中温は空間の小型化に対応 させ、田等高板への文献高性を成成できる。於ち、田井 士を接続する遺域感とは違規感に対応する反應に立った。 単級保証医を投票しようとするものである。また、原作 基底への実施を収を向上させることができる意及別止力

に位息のTSOPをの小型パッケーフに困難であった更 なる多ピン化を実現しようとてろものである。

【ほ話を届めてらための手段】 本見架の取録対止要する 仏皇皇は、年曜は京子の皇子朝の面に、年祖は皇子の皇 子と写象的に基準するための内質電子部と、平温は意子 の双子的の面へ区交して外部へと向く外群伝路への技能 のための外部被子群と、取記内部電子群と外部電子部と モ盗ねずる技成リード似とモーはとした江風のリード部 つ。色質品は有べの女女のための半田からなる方式を感 を刷足法女の古り一ドの外世越子県に温易させ、少なく とも氏記年田からなるの数党基の一部は保証をよりの部 に昇出をせて立けていることを異思とするものである。 南、上紀において、内部電子器と外部電子部とモーなど した江麓のリード部の紀列を中国は第十の第千副節上に 二次元的に配列し、九群党星都モキ出ポールにて足成す SCEELDBCA (Ball Crid Arra y) タイプの程度対比数半端4名ほどすることもでき

【0005】そして、上記において、平温は菓子の菓子 は半導体は子の銀子節の一分の辺の耳中心を終上にそっ て配配されており、リード似は営食の粒子を決むように 対向し数記一対の辺に沿いなけられていることを参加と するものである。また、ま食明のリードフレームは、訳 韓封止収率基件款量用のリードフレームであって、 平森 体裏子の基子と電気的に基盤するための内部電子群と、 介部国際と住民するための介質を子配と、京記内閣を子 部と外部は予節とそ近はするななリードなとモーなと レーム部から重交する一方向側に交出させ、分向し先輩 部開士で連絡部を介して世界する一対の内が成子部を及 象数けており、直つ、6万年電子部の方式で、征蔵リー ド部と遅起し、一体として全体を依然する方の部を設け ていることを特殊とするものである。角、上足リードフ レームにおいて、内部電子部と外部電子部とそれを基础 する協康リード部とモー体とした最みを拡配リードフレ 一ム部に二次先的に配列するしておぼすることにより8 GA (Ball Crid Array) 9470EB 対止哲学等に包蔵用のリードフレームとすることもでき (4) 8.

【0006】本民味の飲飲計止資申募件収益の製造方柱 は、中国作品子の菓子供の誰に、早年は京子の菓子とな 気的に起源するための内部基子部と、中国なま子の電子 観の暗へ在交してお思へと向くお話音基への注意のため の外部位子供と、以記内部位子供と外部位子供とも進む する後載リード部とモー你とした常見のリード部とモ。 絶難観響料層を介して、音響して急けており、息つ、音 第基度等への実生のためのキ田からなられまを至それご 複数の各リードのガスは千年に70日ファールハノンテハ

足を色からなる方式を成立しまいます。 させて低けている他の対点なお連の来源の好法の法です。 うて、少なくとも、(A)ニッチング左三にで、 年 歳 ti ま子の本子と名気的にはまてうための内部電子部と、 ち 駅伍等と発現するための外配理子部と、 和父内部故子配 とか肌は子供とも遅れてる方だりード配とを一体とし、 盆の鮮森子郎を、日及リード民を介して、 リードフレー ム都から延久する一方向的に兵出させ、 月向し 元歳 配向 生で差し貫を介しては戻する一月の内足 双子 町 も 花 島 歌 とを、始始後度対揮を介して、数単して立けており、且 10 けており、且つ、るれ葉菜子製の方式で、豚ボソートの と差易し、一年として全年を成内する力や死を立りてい ろりードフレームモロをする工せ、(8) お花りードフ シームの外部基子部制でない面(紫菌)に 絶象 爪を 税 け、打ちなを金型により、対向する内容維子部開士を放 数する連絡部と試置は単に対応する位置に設けられた地 中央とも打ちはて、リードフレームの打ちはかれた配分 が申请は菓子の菓子をにくるようにして、取足は年代を 介して、リードフレーム全体を中温はエ子へ反称する工 権。 (C) リードフレームの丸粒はモネび不要の似分を 打ちなき金型により切割算当する工程。(D) 半端体素 子の足子氏と、切断されて、キ塩は泉子へな歌された内 蘇維子部の先輩感とモワイヤボンデイングした後に、 網 歴により外部は子型をのみそ外部に意出させて全体を封 止する工程。(E)教記がおに常出した外部株子製造に 平田からなうの民権ををお与する工艺。 とそさ ひことそ 特殊とするものである。

[00071

【作用】本見味の推荐好止要半導件装置は、上記のよう な状成にすることにより、 # ### ## パッケージサイズ し、以芥屋は子男そ、接戻リード部を介して、リードラ 36 におけるチップのさままも上げ、中毒は名間の小型化に 対応できるものとしている。かち、半年共久党の国界基 匠への実装を住を延起し、田昌益板への実験を放め向上 を可能としている。なしくは、内閣総子師、外部総子部 とモー弁としたな女のリード都モキ森在女子間に始始後 らったマガレて無定し、 似足力器電子部に 年田 からなる 外部電気部を連絡させていることより、名成の小型化を 並成している。そして、上記4世からなる外部電板部 を、中華食品子苗に以不行なまで二次元的に配列するこ とにより、マミかを置の多ピン化を可量としている。 4 日からなる方針を延ぎをキロボールとし、二次元的には ガ森電響器を配押した場合にはBCAタイプとなり。 中 後年最高のタビン化にも対応できる。また、上尺におい て、中国体系子の菓子が申请は京子の菓子部の一分の辺 の時中心部界上にそって配置され、リード部は複数の域 子を鉄ひように共向しれ紀―州の辺に沿い及けられてお り、遅悪な根違とし、意思性に激した疾染としている。 本党明のリードフレームは、上足のような異式にするこ とにより、上記解除料止型単編集製匠の配達を可能とす ろものであるが、過ぎのリードフレームと異様のエッチ

とがてもる。本見時の世界だになる古代名称のなん方法 は、上花リードフレームも思いて、リートフレームの丸 煮菜子料のでない面(あ面)に足及りを広げ、行ち止き **東型により、刀向する内部は子が向土も移民する温度数** とは連貫的に対応する位置に立けられた地質はとそれちゃ はき、リードフレームの月ちはかれた部分が半温体変子 の親子郎にくるようにして、幻記技術はそかして、リー ドフレーム全はモル本は五子へなむし、リードフレーム の外や紅を含む不多の見分を打ちはき金製によりの試験 去することにより、内部を子と方式為子を一片としたは、10 Mにほれてきるものである。まま場所においては力が変 みそ多なキボルスは上にななした。 で見味の、半点は裏 長の小型化が可能な、且つ、多ピン化が可能な新聞目止 型平温化品屋の作品を可託としている。

(0008) 【実施例】女兄朝の世段別止型キ基件基度の実施のも以 下、日にそって以外下ろ、日1(4)はエヌを代表なけ 止型中華体製器の紙匠数は区であり、BD(b)に登録 の最後でである。日1中、100に開発打止金米をは3 産。 1 0 1 は中間は言子、1 0 2 はリード点、1 0 2 A 位内部以子郎。102B以外京戏子部、102C以外统 10 リード部、101Aに双子房 (パッド部)、103ほつ イヤ、104は絶縁損罪料、105に整理器、106は 半田(ベースト)からなるのなち長である。本実英外属 舞野止型半端体盤症は、最近でるリードフレームを無い たもので、内部竣子部102A、外部竣子部102Bモ 一体としたし子型のリード部102そ多数年退休放子1 0.1 上に始後徴撃材1.0 くそ介して厚底し、直つ、方部 位子部1028先に今田からなるの意覧を必要収10 5 よりお餌へ突出させて立けた。パッケージを住が料率 選件学院の面性に持ちてる形成灯止型キュルとまてみ り、回覧基底へ店載される点には、半田(ベースト)も 応称。悪化して、ガジ電子第1028が刃象圧等と電気 的比较级之九名。本文范内制度对止型中毒并基础性、固 I (b) に示すように、単名作ま子 | 0 | の属子盤 (パ ッド紙)101人は牛客な菓子の中心はLはぞみれ向し て2番づつ。中心無しに似って記載されてあり、リード 質102も、内閣総子部102人が前記総子部(パッド 盆) に暮った位置に半部株象子(0)の裏の方例に中心 攻を放み対向するように収載されている。 外部選予部) 0 2 B は内部電子数102人からは乗り一ド部102C 10 を介して利力で立位し、ほぼ年本は冬子の新聞までに意 - た位置で半導体を千面に従業する方向に、 豚放りード 1020がレギに色がり、お祭母子思1028は七の先 まに位置し、 半底体息子の匠に平方な匠方内で一次元的 こ配列をしている。かち、中心はしもほみで刃のか以来 ¹毎102日の配列を扱けている。そして、8カビ以子 『仁蓮雄させ、平田(ペースト)からなる力は毛毛10 ・毛朝政制105よりが目に立出させて及けている。

1. 延続原産材104としては、100gm8のボリイ

*:

と言)(果いたが、他には、シリコン芸成ポリイミド) TA1715(Gをペークライトは民産性)や単理化型 是草尼州C52C0(巴州祭记员式会社造型) 高加加生 げられる。上花実花のでは、 キ田ペーストからなるれ 縁 **さ低であるが、この気がは半田ボールに代えてしまい。** 商。本業先の管理対立数率減年2回は、上記のように、 パッケージ配在が以下る作品の配性に発音する。心は 的に小型化されたパッケージであるが、あみ方向につい ても、鳥)、0mm歩以下にすることができ、R室も向 甚まも、4点件多子の双子基(パッド素)に耐い2 打に 尼介したが、中国住民子の電子の反反モニ太元的に配位 し、天皇後子郎と外部除子妻との一体となった見みを改 4、年34年3千の位于延朝に二次元的に収択して存載す ることにより、本点は至子の、一層の多ピン化に十分ガ ETES.

{0009} 次いで、主見明のリードフレームの玄奘術 **を思げ、思にもとづいて広帆する。 本実品外リードフレ** 一ムは、上尺丈応兵半退休名区に乗いられたものであ ろ、鼠2は実施例リードフレームの平正包も示すしの で、即2中、200はリードフレーム、201に内部は 子屬。202は外部電子器、203は征放リード部、2 0 4 は正以事、2 0 5 ほがたまである。リードフレーム は428金(Ni42%のFc8金)からなり、リード フレームの厚さは、穴部属千貫のある程式器でり、05 mm、介質核子部のある原典部で0、2mmである。内 製菓子館の対向する先端部開士を連続する連絡部205 も背角(0、05mmឆ)に形成されており、使述する 本基件状況をか設する無の打ちはを会型にて打ち止さし 長い製造となっている。本実元氏では外部電子供202 は九状であるが、これに産業はされない。また、リード フレームタ村として42合金を思いたがこれに発定され ない。似る含までも良い。

【0010】 水に、上尺実質気リードフレームの製造方 在毛部を思いて京都に放明する。 都々は本実高的リード フレームを製造した工程を示したものである。えて、4 28金 (N | 42%のFe8金) からなる。 原を0. 2 MMのリードフレーム原質300を印度し、低の出版を 駅間寄を行い見くの作の取した(御え(4)) 後、リー ドフレールをは300の展影に承先代のレジスト301 モ皇軍し、呪辞した。(Ø3(b))。

よいて、リードフレーム 無 は 3 0 0 の 単層から係定のパ ナーンなも無いてレジストの爪丈の武分のみに収光を行 った後、秋色蛇壁し、レジストパターン301Aモお兵 した。(四3(c))

典レジストとてしば東京応応募集会社館の平方型症状レ ジスト (PMERレジスト) も世用した。 ないで、レジ ストパターン301人を刷解制性無として、57°C、 ド系の熱可型性所を取出Mi22C(日立化成長区章)10 村300の展産からスプレイエッチングして、わねをは

の平正区が区でにデモバシリートフレーニをはなした。 (23 (c)). 62 (b) 00. 620A)-A2C おける底面区である。このは、レジストを水皿したほ。 鉄井処理を取したは、 原定の世界 (内部以子針分を含む 痛戒) のみにまメッキを見を行った。 (D.3 (e)) 曲、上記リードフレームの旨造工技においては、図 2 (も) に示すように、厚た部と森木郎も形成するため、 力配電子形成を断からのエッテング (化社) を多く行 い、反対匹例からは少なのにエッチング (単位) モ行っ た。また、セメッキに代え、オメッキやパラジウムメット キでも長い。上記のリードフレームの包込方法は、1ヶ の半導体気法を作裂するために必要なリードフレーム! グの製造方法であるが、 値不は生意性の色から、リード フレール単れモエッテングのエするは、心2にボナリー ドフレームを収集機能付けした状態で作品し、上記の工 姓を行う。この場合は、即でに示すの称単での5の一郎 に選及する仲科(世元していない)モリードフレームの 外側に立けて延付けせせとする。

【0011】 次に、上足のようにしては割されたリードフレームを果いた。本見明の旅店料止型半端体状態の数 10 通方比の実施例を認にそって放析する。図4は、主実施例附近対止型半端体質器の製造工程を示すものである。動きに示すようにして存留されたリードフレーム400の外部帳子部402元成節(長部)と対向する展記に、ボリイミド系無理化型の発験質量材(テープ)401(日立化成状質を登録、HM122C)を、400°C。6Kg/m°で1、0か奈任章して貼りつけた(図4(a))。この状態の平断即を図5に示す。この接行ち扱き企型405A、405Bにて(図4(b)) 以向する内部減予部の先起数を認起する選及算403と、10その部分の発送量量材(テープ)401とそ行ち払いた。(個4(c))

次いで、外や打ちはミおよび圧を用止型406人、4063を用い、外や部404を含む不管の部分を切り起て (翻4(d))と取時に、純単な母が404を介して本 講体展子407上にリード部408の急圧をを行った。 (個4(e))

関。この個4(d)に示す。「投リードと意思してリードフレーム全体を支えているのには204を含む不要の 部分を切り回しは、放向対比した技に行っても良い。こ (6 の場合には、過年の事用リードフレームを用いたQFP パッケージ等のようにデムバー(B奈していない)を取 けると良い。リード計410を単級に基子411へ反応 した後。ワイヤー414により、年の政策ディ10人と を電気的には関した。(B4(I)) その後。所定の全型を用い、エボキシ系の解放415で リード個410の外部は子部4108の分を反比をせ て、全体を対比した。(B4(g)) ここでは、月月の全型(G京していない)をおいたの が文の面(外部以下部)も我しかなり止てされば、まて ししを製は必要としない。ないで、森地されているのだ 以子郎410日上に年日ベーストをスクリーンが制によ り生布し、中田(ベースト)からなるが初発性416を 移動し、本見明の解释が入止型中継作品像を推動した。 (図4(h))

t

日、本田からなる方型交換も16の作品に、スクリーン 印制に確定されるものでになく、リフローまたにポッテ イングまでも、回路基底と本連は名ぼとの序形に七弦な 18 泉の本田が残られれば良い。

[0012]

【発明の効果】 本発明は、上足のように、更なも割割別 止型年後は数据の高度性化、実際技化が求められるである。 のもと、年後体数据パッケージサイズにおけるテップの 占有事を上げ、平線体数据の小型化に対応させ、国際基 低への実体数据できる。即ち、国際基値への実体 正成を向上させることができる場合等はの小型パッケージに関立であった更なる多ピン化を実現した例作別止 型半減体状態の提供を可能としたものである。

【四面の原年な故事】

【図1】 表系例の複数計入型半温体を度の概率が影響及 び質解性は図

【日2】 天英何のリードフレームの年底日


【図3】 共気外のリードフレームの反流工会器

【劉4】突然何の解除対止翌年終許禁配の製造工管団

【回 5】 大袋供のリードフレームに絶及性単昇を辿りつけた状型の手部回

【許号の説明】

100	机四对下图卡点件名词
101	. 华华作业子
101A	総子部 (パッド部)
102	リード書
1 0 2 A	- 内以前子 18
102B	外面电子型
102C	か成り一ド島
103	714
104	化基准单 件
105	. MES
106	半田(ベースト)からなる方息
车框	
200	リードフレーム
201	内部推开部
202	力 多笔子 部
2 0 3	ひ状リードの
2 0 ◀	200
2 v 's	n n s
3 0 0	リードフレーム まれ
3 0 1	レジスト



Japanese Patent Laid-Open Publication No. Heisei 8-125066

[TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame Used Therein, and Fabrication Method for the 5 Encapsulated Semiconductor Device

[CLAIMS]

20

- 1. A resin encapsulated semiconductor 10 comprising:
 - a semiconductor chip;
- a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the 15 leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and
- outer electrodes each connected to the outer terminal 25 portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.

3. A lead frame comprising:

20

a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;

each of the outer terminal portions of the leads
25 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

5

10

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15
4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

20

25

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner . lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to theconnecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

- (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the schiconductor whip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

20

5

10

<u>.</u>				
N.				
	·			
		•		
f.				
		•		
,				
			•	
ł.				
-			, *	
i.				
ľ				
i St				
*	Andrew Commencer Com			
¥ 35°				
L	i American	 ing tage Tage		•

[DETAILED DESCRIPTION OF THE INVENTION] [FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surfacemounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

• • • • • •

10

5

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT HATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

15

20

25

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the leads being externally exposed from a outer encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions. punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

25

The Stanfford .

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

[FUNCTIONS]

5

10

15

20

25

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device. the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

. 20

15

20

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the Thus, a plurality of leads each cut-off portions. including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of semiconductor devices. In accordance with the present invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

[EMBODIMENTS]

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and the reference numeral 100 denotes 101 a semiconductor encapsulated semiconductor device, chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resim emcapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

5

10

15

20

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead. is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

resin encapsulated As mentioned above, the to the semiconductor illustrated device according embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

5

10

15

20

25

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copperbased alloy may be used.

5

10

15

20

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

5

10

15

20

25

e distributed agreeming a second of a second of the second

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. In place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

10

15

20

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

[EFFECTS OF THE INVENTION]

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

5

to the second second